Presents a systematic view of the layout synthesis problem, focusing on CMOS technology. The criticality of RC parasitics in the interconnects and the optimal sizing of p- and n-channel transistors are illustrated, and the problems of modelling circuit delays and transistor sizing formulated.
Loading similar products...
Stay informed about the best deals and price drops. Choose which notifications you'd like to receive from PriceCheck.
Free easy-to-follow course for anyone in South Africa who wants to learn how to start a digital business.